Joy-V is my from scratch written rv32im CPU in verilog. It tries to be simple and understandable while still being one cycle design. Any extensions to the base rv32i base will be added as modules.
JoyBed/joyv
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|